

VERIFICATION OF TRANSLATION

I, Tetsu Yoshida, of Posz Law Group, PLC at 12040 South Lakes Drive, Suite 101, Reston, VA, 20191, do hereby state that I am competent in both Japanese and English, and that the attached document labeled Exhibit B is a true and accurate translation of the also attached document labeled Exhibit A to the best of my knowledge and belief.

Dated this 29th day of May, 2007

Signature: _____



Tetsu Yoshida

Exhibit B

DENSO

PAGE 1

To

TOYOTA MOTOR Co.

Second Electronic Technical Dept., 22nd e-room, Mr. Kondo. T

Second Electronic Technical Dept., 22nd e-room, Mr. Mori. T

Fourth Electronic Technical Dept., 41st e-room, Mr. Aoki T

AISHIN SEIKI Co.

Electronic Technical Dept., 1st e-group, Mr. Takeuchi

Element Tech-Development Dept., 2nd element development group, Mr. Goto

Braking System Development Dept., 2nd system group, Mr. Sakata T

IC of Unified Peripheral Devices for Standardized CPU
Development Specification
ABS-00-087
#4

DENSO Co. Safety Driving Technology, 4th Dept.	Approved		
	Reviewed		
	Drafted		
DATE of Issue JUN. 13. 2001	Safety & Chassis Systems Eng. Dept. 4	No. ABS-00-087	1/

PAGE 2

Revisal Record

Marks	Date	Contents of Revisal
	2000/10/25	New Issue
#1	2000/11/21	Revisal of serial communication data bit table. Unite and disuse of flag portions in accordance with the revisal. (P.30, 35, 36, 36-2, 39, 40, 41, 42)
		Solenoid drive power monitoring logic (P.42)
		- disuse of leak monitor prohibit latch function during a ref. signal "fly-back"
#2	2000/12/13	P.7: Add note 1, add fVC5NG condition
		P.8: Add note 1, add fVC3NG condition
		P.9: Add fVSNNG condition
		P.13: Add details of input abnormal signal detection motions of a wheel rotation
		P.14-P.15: Add wheel rotation pulse check scheme plan
		P.16-P.20, P.22-P.24: Clarify I/F circuit inside IC for an application example
		P.18: Revise a typographical error in the title
		P.21: Add details of abnormal detection motion of oil

Exhibit B

		sensor with self-check function
		P.25-P.30, P.35: Revised table for true/false function value
		P.33: Add performance outline wave pattern, add Note 1
		P.34: Revised performance outline wave pattern
		P.36: Revised performance outline wave pattern, add Note
		P.37: Add output frequency Q1 regulation
		P.39-P.42: Assign serial communication bits, change schedule
		(improve flexibility of software structure)
		P.43: Add communication scheme (plan)
		P.44-P.46: Monitor communication condition, add detailed explanation of communication condition monitoring
		P.51, Revise and add notes 1, 3
#3	2001/1/30	P.32: Add inside signal content explanation
		P.40: Revise data ID error, CPU -> IC, in communication schedule (two parts)
		P.41-P.49: Divide a page of input/output data table
		P.42: Revise data ID errors (two portions)
		P.52: Note 3, add a bit replacement detail explanation
		Hereinafter, renumber page numerals
#4	2001/6/14	P17: 3 Threshold level VITHD1 of threshold input buffer, VITHD1 revised
		(correspondence with difficulty of changing chassis side FSW constant)
		P20: Revise open monitoring threshold level VIHANI of analog input buffer
		(correspondence to adjust a pressure sensor mode with a self-check function)
		P27, 41, 59: WTR LED driver "active THILLA" logic -> change to "passive THILLA" logic
		However, possible to switch by a mask option (correspondence to a modification of system mode)
		P28, P29: Revise true/false function value table
		P40, 47, 48: Define serial communication data logic (the date being not in use), eliminate reference info. of active sensor
		P51, 52, 53: Revise typographical errors
		P60: Add a package outer shape
		P61: Change into a terminal arrangement final certified version

Exhibit B

DATE of Issue JUN. 13. 2001	Safety & Chassis Systems Eng. Dept. 4	No. ABS-00-087	2/
--------------------------------	--	----------------	----

PAGE 3

3. Electronic Character / Thermal Character

[4] Wheel Velocity Input Circuit


(1) Wave Pattern Shaping Circuit

Voc=4V~VC5NGH, Tj=-40~150 °C unless particular instructions						
Items	Marks	conditions	Min	Typ	Max	Unit
Input bias currency	ISIN@	VSIN=0.7 to 1.5V	-70	-50	-30	μA
Inside- resistance for a filter circuit	rSFL@		6	15	27	kΩ
	rSREF@		60	100	150	kΩ
Input clamp voltage	VCHSIN@	ISIN=5mA, SREF=1V	2.67	2.9	3.3	V
	VCLSIN@	ISIN=5mA, SREF=1V	-1.0	-0.7	-0.4	V
	VCHSFL1@	ISIN=5mA, SREF=1V	1.6	1.8	2.1	V
	VCHSFL2@	ISIN=5mA, SREF=2V	2.0	2.3	2.7	V
	VCLSFL@	ISIN=5mA, SREF=1V	0.2	0.4	0.6	V
Input sensitivity	VSEN1@	fIN=20Hz at test circuit	100	135	146	mVpp
	VSEN2@	fIN=60Hz at test circuit	106	143	156	mVpp
	VSEN3@	fIN=500Hz at test circuit	335	500	620	mVpp
	VSEN4@	fIN=1kHz at test circuit	645	980	1210	mVpp
	VSEN5@	fIN=2kHz at test circuit	1275	1945	2410	mVpp


@=0,1,2,3

Exhibit B

Application circuit (example)



Test circuit



DATE of Issue OCT.25. 2000	Safety & Chassis Systems Eng. Dept. 4	No. ABS-00-087	11/
-------------------------------	--	----------------	-----

PAGE 4

3. Electronic Character / Thermal Character

[4] Wheel Velocity Input Circuit

(2) Disconnection Monitoring Circuit, Capacitor Leak Check Circuit

Voc=4V~VC5NGH, Tj=-40~150 °C unless particular instructions


Items	Marks	conditions	Min	Typ	Max	Unit
Disconnection Monitoring Voltage	VOP@		1.6	1.8	2.1	V
Disconnection Monitoring Period	ISOF@		-	53	160	ms
Disconnection Monitoring Resistance	rSOP		1.3	16	52	kΩ
Clamp Voltage in a leak checking	VCSF@	ISIN=5mA to 5mA	2.3	2.55	2.7	V
Leak Monitoring Resistance	rLKCSFL		7	18	60	kΩ
	rLKCSREF		100	240	370	kΩ
Leak Monitoring	tCSF@	CSFL@=33nF CREF@0.33μF	-	40	160	ms

Exhibit B

Period							
--------	--	--	--	--	--	--	--

@=0.1,2,3

Logic



(3) Wave Pattern Shaping Output Circuit, Checking Output Circuit						
Vcc=4V~VCNGH, Tj=-40~150 °C unless particular instructions						
Items	Marks	conditions	Min	Typ	Max	Unit
H Level Output Voltage	VOHSOUT@ VOHSOUTC	IO=1mA	VCC -0.5	-	-	V
L Level Output Voltage	VOLSOUT@ VOLSOUTC	IO=1mA	-	-	0.3	V

@=0,1,2,3

Check Output (SOUTC) Option Table

fSOCH	fSOCL	Output Channel
0	0	SOUT0
0	1	SOUT1
1	0	SOUT2
1	1	SOUT3

Output Status in a capacitor leak checking period

Output Channel	Output Status
SOUT0	H
SOUT1	L
SOUT2	H
SOUT3	L

DATE of Issue OCT.25. 2000	Safety & Chassis Systems Eng. Dept. 4	No. ABS-00-087	12/
-------------------------------	--	----------------	-----

PAGE 5

【Wheel Velocity Input Malfunction Detection Process in details】


Detection of wheel velocity sensor disconnection

In case that a wheel velocity sensor is disconnected, a voltage raises by inside bias. In case that the wheel velocity sensor passes a threshold of a monitored disconnection, a flag (SF@) is set, then sent to CPU.

Capacitor Leakage Check

Exhibit B

In order to monitor a leakage of a capacitor used as a filter, a check requirement signal is received from CPU. Then, a certain voltage, which is more than disconnection monitored voltage, is applied in order to check whether there is a capacitor leakage or not.



Items		Min	Typ	Max
Disconnection Monitoring Resistance		1.3k Ω	16k Ω	52k Ω
Disconnection Monitoring Period			53ms	160ms
Disconnection Monitoring Period	SFL@side	7k Ω	18k Ω	60k Ω
	SREF@side	100k Ω	240k Ω	370k Ω
Leak Monitoring Period		-	40ms	160ms

*1 Disconnection and leak monitoring periods are greatly affected by internal resistance (100k Ω) and external capacitance (0.33 μ F). Therefore, it is possible to reduce a maximum monitoring period by using a high precision external capacitor.

*2 Disconnection Monitoring Period is defined as a period from a disconnection of input of SIN@ until a set of fSF@. Similarly, leak monitoring period is defined as a period from a set of fCKC@ until a set of fSF@. Accordingly, there is a certain delay for CPU, the delay which is derived from a communication schedule.

Check of interference of wave pattern shaping output

Detect interference between pins by stabilizing a status of each wave pattern shaping output while the above capacitance leakage check is activated.

Output Status during a capacitor leakage check

Output Channel	SOUT0 (fCKC0=1)	SOUT1 (fCKC1=1)	SOUT2 (fCKC2=1)	SOUT3 (fCKC3=1)
Output Status	H	L	H	L

Output for input capture check

Output a wheel rotation output from SOUTC which is selected by output channel selection signal that comes from CPU

Selection Signal	Output Channel
------------------	----------------

Exhibit B


fSOCH	fSOCL	
0	0	SOUT0
0	1	SOUT1
1	0	SOUT2
1	1	SOUT3

* IC also returns ISOCH and ISOCL. CPU receives that the output channel has been switched.

DATE of Issue DEC. 13, 2000	Safety & Chassis Systems Eng. Dept. 4	No. ABS-00-087	13/
--------------------------------	--	----------------	-----

PAGE 6

Wheel Velocity Pulse Check Scheme (plan)



DATE of Issue DEC. 13, 2000	Safety & Chassis Systems Eng. Dept. 4	No. ABB-00-087	14/
--------------------------------	--	----------------	-----

Exhibit B

(a flow chart on the left, top)
Software Process Images (plan)

PAGE 7




Exhibit B

(a flow chart on the right, top)





Exhibit B

(a second chart on the left)



Malfunction Judgment: A case is defined a malfunction where (1), (2), (3) all meet

- (1) Malfunction Judgment Counter $M > 1$
- (2) Malfunction Judgment Counter $S > 3$
- (3) $| \text{Malfunction Judgment Counter } M + \text{Normal Judgment Counter } M - \text{Malfunction Judgment Counter } S - \text{Normal Judgment Counter } S | > 3$

Normal Judgment: A case is defined a normal where (1) and (2) both meet

- (1) Normal Judgment Counter $M > 1$
- (2) Normal Judgment Counter $S > 1$

DATE of Issue DEC. 13, 2000	Safety & Chassis Systems Eng. Dept. 4	No. ABS-00-087	15/
--------------------------------	--	----------------	-----



DENSO CORPORATION
1-1, Showa-cho, Kariya, Aichi 484-0801, Japan


電気的特性・熱的特性
1.1 車輪速入力回路

(1) 波形整形回路
測定条件: $V_{CC}=4V \sim V_{CCMAX}$, $T_a = -40 \sim 150^\circ C$ とする。

項目	記号	条件	Min	Typ	Max	単位
タイマ遅延	RSING	$V_{SIN} = 0.7$ to $1.5V$	-70	-50	-30	μs
リフレッシュ	RSFL		8	75	27	μs
リフレッシュ	RSREF		60	100	150	μs
リフレッシュ	VCSIN	$I_{SIN} = 5mA$, $SREF = 1V$	2.67	2.9	3.3	V
リフレッシュ	VCLSIN	$I_{SIN} = 5mA$, $SREF = 1V$	-1.0	-0.7	-0.4	V
リフレッシュ	VCSFL	$I_{SIN} = 5mA$, $SREF = 1V$	1.6	1.8	2.1	V
リフレッシュ	VCLSFL	$I_{SIN} = 5mA$, $SREF = 1V$	2.0	2.3	2.7	V
リフレッシュ	VSEIN	$I_{IN} = 20Hz$ at 試験回路	0.2	0.4	0.6	V
リフレッシュ	VSEIN	$I_{IN} = 60Hz$ at 試験回路	100	136	148	mVpp
リフレッシュ	VSEIN	$I_{IN} = 500Hz$ at 試験回路	106	143	158	mVpp
リフレッシュ	VSEIN	$I_{IN} = 1kHz$ at 試験回路	375	500	620	mVpp
リフレッシュ	VSEIN	$I_{IN} = 2kHz$ at 試験回路	645	950	1210	mVpp
リフレッシュ	VSEIN	$I_{IN} = 2kHz$ at 試験回路	1275	1945	2410	mVpp

②-0, 1, 2, 3

ケージョン目録(例)



24.2000	Safety & Chassis Systems Eng. Dept.4	No. ABS-00-087	11/
---------	--------------------------------------	----------------	-----

DATE OF ISSUE

Exhibit A



DENSO CORPORATION
1-1, Showa-cho, Kariya, Aichi 484-0801, Japan


電気的特性・熱的特性
1.4 車輪速入力回路

(2) 断線検出回路、コンデンサリークチェック回路
測定条件: $V_{CC}=4V \sim V_{CCMAX}$, $T_a = -40 \sim 150^\circ C$ とする。

項目	記号	条件	Min	Typ	Max	単位
断線検出電圧	VOVP		1.6	1.8	2.1	V
断線検出時間	ISOUT		-	50	180	ms
断線検出電圧	ISOP		1.3	1.6	52	k Ω
リークチェック時	VCSF	$I_{SIN} = 5mA$ to $5mA$	2.3	2.55	2.7	V
リークチェック電圧	ALKCSFL		7	18	60	k Ω
リーク検出抵抗	ALKCSREF		100	240	370	k Ω
リーク検出時間	ICSF	$C_{SFL} = 33nF$ $C_{REF} = 0.33\mu F$	-	40	160	ms

②-0, 1, 2, 3

Logic



(3) 波形整形出力回路、チェック出力回路
測定条件: $V_{CC}=4V \sim V_{CCMAX}$, $T_a = -40 \sim 150^\circ C$ とする。

項目	記号	条件	Min	Typ	Max	単位
Hレベル出力電圧	VOHSOUTC	$I_{OC} = 1mA$	VCC	-	-	V
Lレベル出力電圧	VOHSOUTC	$I_{OC} = 1mA$	-	-	0.3	V

②-0, 1, 2, 3

チェック出力(SOUTC)選択表

ISOUTC	ISOUTC	出力チャンネル
0	0	SOUT0
0	1	SOUT1
1	0	SOUT2
1	1	SOUT3

コンデンサリークチェック時出力状態

出力チャンネル	出力状態
SOUT0	H
SOUT1	L
SOUT2	H
SOUT3	L

D050CT23-3000	Safety & Chassis Systems Eng. Dept.4	No. ABS-00-087	12/
---------------	--------------------------------------	----------------	-----

At Risk reviewed by DENSO CORPORATION

DATE OF ISSUE

